



SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks

Conference on Cryptographic Hardware and Embedded Systems 2019 (**CHES 2019**)

Kimia Zamiri Azar, Hadi Mardani Kamali,
Houman Homayoun, and Avesta Sasan


Department of Electrical and Computer Engineering
George Mason University, USA.



- Intro to Hardware Security
- Intro to Logic Locking
- SAT Attack and its Limitations
- SMT attack
 - SMT **reduced** to SAT Attack
 - **Eager** SMT Attack
 - **Lazy** SMT Attack
 - **Accelerated** Lazy SMT Attack
- Experimental Results
- Conclusion



Design Flow

- High **Cost** of Manufacturing in ASIC Design has pushed most of needed fabrication offshore
 - Some Fabs are untrusted
- **Security threats** for untrusted supply chain
 - Trojan Insertion
 - Overproduction
 - Intellectual Property (IP) Theft
 - Counterfeiting
 - Reverse Engineering, etc.




Logic Locking

- **Logic Locking:** Adding Ambiguity to the Design
 - Inserting Key Programmable Gates (**KPGs**)
 - No Information on Key at Untrusted Entities



EPIC (2008)


Random
Insertion
Policy
(RLL)



SAT Attack: a Turning Point in Logic Locking

■ SAT Attack Recipe:


1. Reverse-engineered netlist (CL)
2. A functionally activated chip (CO)



- SAT attack broke all logic obfuscation scheme prior to its debut!
 - Random insertion (RLL)
 - Fault-analysis (FLL)
 - Interference-based logic locking (SLL)

SAT Attack


■ SAT Attack



Algorithm SAT-based Attack Algorithm


```

1: function SAT_ATTACK(Circuit CL, Circuit CO)
2:   i ← 0; F0 ← CL(X, K1, Y1) ∧ CL(X, K2, Y2);
3:   while SAT(Fi ∧ (Y1 ≠ Y2)) do
4:     Xd[i] ← sat_assignment(Fi ∧ (Y1 ≠ Y2)); Yd[i] ← CO(Xd[i]);
5:     Fi+1 ← Fi ∧ CL(Xd[i], K1, Yd[i]) ∧ CL(Xd[i], K2, Yd[i]); i ← i+1;
6:   K* ← sat_assignmentK1(Fi);
  
```



Limitation of SAT Attack


■ SAT-Resilient Logic Obfuscation Solutions



Limitation of SAT Attack


- A SAT Attack works if Logic obfuscation is of **Boolean nature**
- Model Translation Flow:
 - **Boolean** logic → Conjunctive Normal Form (**CNF**)
 - **CNF** → **Satisfiability** assignment problem

- Defense solutions to **trap the SAT solver?**
 - Use **non-logical** properties for locking
 - Can not be modeled if **could not be translated to CNF**



Behavioral logical obfuscation

- Delay and Logic Locking (DLL)
 - **Obfuscation** control the setup and hold
 - **Incorrect** key → Setup and Hold time **violation**
 - Timing is **not translatable** to CNF
 - SAT solver remains **oblivious** to the keys used for timing obfuscation




$k_1 k_2$	$f(x)$	Delay
00	$y = x$	d_0
01	$y = x$	d_1
10	$y = \bar{x}$	d_0
11	$y = \bar{x}$	d_1

Satisfiability Modulo Theory (SMT) Attack


- A **SMT** is used to solve a **decision problem**
- Close **integration** of a **SAT** solver with **Theory** solver
- Uses **first-order theories**
 - Equality
 - Reasoning
 - Arithmetic
 - Graph-based deduction
- Modern SMT solvers provide the capability
 - **Combining** theory solvers
 - Can support **more powerful languages** as its input

Approaches to SMT Solver

- **Two approaches** for solving an SMT problem
 - **Eager** approach
 - **Lazy** approach




Eager approach



Lazy approach


SMT Eager Approach

- **Eager** approach
 - **Translating** the problem into a Boolean SAT instances
 - The existing Boolean **SAT solvers** are **used as is**
 - The SMT **solver** has to **work** a lot **harder**
 - e.g. for checking the equivalence of two 32-bit values
 - By deploying a theory solver
 - this could be achieved in no time




SMT Lazy Approach

- **Lazy** approach
 - **Integrates** the Boolean **satisfiability** solvers and **theory** solvers
- **Capabilities** of the Theory solvers:
 - **Theory propagation**
 - for checking possible conflicts on partial assignments
 - **Clause learning**
 - to speed-up pruning the decision tree.




SMT Attack



■ Step 1


- ❑ **Obfuscated cells** → equivalent Key Programmable Gates (**KPG**)
- ❑ A **KPG**
 - performs the same function as the obfuscated cell
 - allows building a key controlled representation

Key Gate	Translated Gate	Key Gate	Translated Gate
1. Tunable Delay Gate 		4. XOR Gate 	
2. Look-Up-Table 		5. MUX 	
3. Camouflaged Gate 		6. XNOR Gate 	




■ Step 2

- Before invoking a theory solver
 - Input **model** → model which is **understood by that theory solver**
 - **Different** translation step **for each theory** solver



SMT Attack

- Invoking the **SMT** solver **returns**
 - ❑ A **satisfiable assignment**
 - ❑ list of **learned theory**
 - ❑ **conflict clauses**



- **Mode 1: SMT **reduced** to SAT Attack**
 - To show SMT is a superset of SAT
- **Mode 2: **Eager** SMT Attack**
 - To show the Strength of SMT
 - Theory solver(s) and SAT solver are Serialized!
- **Mode 3: **Lazy** SMT Attack**
 - To show the Strength of SMT
 - Theory solver(s) and SAT solver are Parallelized!
- **Mode 4: **Accelerated** Lazy SMT Attack (AccSMT)**
 - To show more efficiency
 - Uses BitVector Theory Solver

- **Mode 1: SMT reduced** to SAT Attack
 - ❑ To show SMT is a superset of SAT
- **Mode 2: Eager SMT Attack**
 - ❑ To show the Strength of SMT
 - ❑ Theory solver(s) and SAT solver are Serialized!
- **Mode 3: Lazy SMT Attack**
 - ❑ To show the Strength of SMT
 - ❑ Theory solver(s) and SAT solver are Parallelized!
- **Mode 4: Accelerated Lazy SMT Attack (AccSMT)**
 - ❑ To show more efficiency
 - ❑ Uses BitVector Theory Solver

- SMT solver is a **superset** of SAT solver
 - Any attack formulated for SAT → can be formulated using SMT
- **one-to-one translation** of the original SAT attack

Algorithm SMT Reduced to SAT Attack

```
1: function SAT_ATTACK(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $KPC \leftarrow \text{ReplaceKPG}(N_{obf});$ 
3:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
4:    $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
5:    $SCKVC = \text{TRUE};$ 
6:    $SATC = KDC \wedge SCKVC;$ 
7:    $LC = \text{TRUE};$  ▷ Learned Clauses
8:    $SMT_{LC} \leftarrow SATC;$ 
9:   while ((( $X_{DI}, K_1, K_2, CC$ )  $\leftarrow \text{SMT.Solve}(SMT_{LC})$ ) =  $\text{TRUE}$ ) do
10:     $Y_f \leftarrow C_{org}(X_{DI});$ 
11:     $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
12:     $SCKVC = SCKVC \wedge DIVC;$ 
13:     $LC = LC \wedge CC$ 
14:     $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
15:    $Key \leftarrow \text{SMT.Solve}(SMT_{LC});$ 
```

Mode 1: SMT reduced to SAT Attack

- The recently found **Conflict Clauses (CC)** are **added** to the set of previously found **Learned Clauses (LC)**.
- Note that this step is done **implicitly** if SMT is **stateful**.


Algorithm SMT Reduced to SAT Attack

```
1: function SAT_ATTACK(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $KPC \leftarrow \text{ReplaceKPG}(N_{obf});$ 
3:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
4:    $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
5:    $SCKVC = \text{TRUE};$ 
6:    $SATC = KDC \wedge SCKVC;$ 
7:    $LC = \text{TRUE};$  ▷ Learned Clauses
8:    $SMT_{LC} \leftarrow SATC;$ 
9:   while ((( $X_{DI}, K_1, K_2, CC$ )  $\leftarrow \text{SMT.Solve}(SMT_{LC})$ ) =  $\text{TRUE}$ ) do
10:     $Y_f \leftarrow C_{org}(X_{DI});$ 
11:     $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
12:     $SCKVC = SCKVC \wedge DIVC;$ 
13:     $LC = LC \wedge CC$ 
14:     $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
15:    $Key \leftarrow \text{SMT.Solve}(SMT_{LC});$ 
```

- **Mode 1: SMT reduced to SAT Attack**
 - To show SMT is a superset of SAT
- **Mode 2: Eager SMT Attack**
 - To show the Strength of SMT
 - Theory solver(s) and SAT solver are Serialized!
- **Mode 3: Lazy SMT Attack**
 - To show the Strength of SMT
 - Theory solver(s) and SAT solver are Parallelized!
- **Mode 4: Accelerated Lazy SMT Attack (AccSMT)**
 - To show more efficiency
 - Uses BitVector Theory Solver

Case Study



■ Case Study: Delay and Logic Locking (DLL) *1



*1 Y. Xie and A. Srivastava, "Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction," In Proceedings of the 54th Annual Design Automation Conference (**DAC'17**), 2017.

Case Study

- **Case Study: Delay and Logic Locking (DLL)** *1
- K_1 and K_3
 - **No impact** on the **logical behavior** of the circuit
 - Only **changes** its **delay**
- **SAT attack** results
 - **Random assignment** to K_1 and K_3



*1 Y. Xie and A. Srivastava, "Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction," In Proceedings of the 54th Annual Design Automation Conference (**DAC'17**), 2017.

Mode 2: Eager SMT Attack

Algorithm Eager SMT Attack on DLL

```

1: function SMT_EAGER_ATT(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $KPC \leftarrow \text{ReplaceKPG}(N_{obf});$ 
3:    $C(X,K,Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
4:    $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
5:    $SCKVC = \text{TRUE};$ 
6:    $SATC = KDC \wedge SCKVC;$ 
7:    $LC = \text{TRUE};$ 
8:    $G(X,K) \leftarrow \text{Graph\_Translation}(N_{obf});$ 
9:    $T_{LC} \leftarrow \text{GenTLC}(G(X,K));$ 
10:   $SMT_{LC} \leftarrow SATC \wedge T_{LC};$ 
11:  while ((( $X_{DI}, K_1, K_2, CC$ )  $\leftarrow \text{SMT.Solve}(SMT_{LC})$ ) =  $\text{TRUE}$ ) do
12:     $Y_f \leftarrow C_{org}(X_{DI});$ 
13:     $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
14:     $SCKVC = SCKVC \wedge DIVC;$ 
15:     $LC = LC \wedge CC$ 
16:     $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
17:   $Key \leftarrow \text{SMT.Solve}(SMT_{LC});$ 

```

▷ Learned Clauses

▷ Theory Learned Clauses


▷ SMT Clauses

Pre-Processing step by using a graph theory solver for SMT attack (*Eager*)

```


1: function GENTLC(Graph  $G$ )
2:    $Inputs \leftarrow G.\text{find\_start\_points}();$ 
3:    $Outputs \leftarrow G.\text{find\_end\_points}();$ 
4:    $T_{LC} \leftarrow []$ 
5:   for each ( $Sp$  in  $Inputs$ ) do
6:     for each ( $Ep$  in  $Outputs$ ) do
7:        $\text{Upper}(Sp, Ep)(K) \leftarrow \text{!(distance\_leq}(Sp, Ep, t_{cd}));$ 
8:        $\text{Lower}(Sp, Ep)(K) \leftarrow \text{distance\_leq}(Sp, Ep, t_p);$ 
9:        $T_{LC} \leftarrow \text{SMT.solve}(\text{Upper}(Sp, Ep)(K) \wedge \text{Lower}(Sp, Ep)(K) \wedge T_{LC});$ 
10:  return  $T_{LC}$ 

```



Mode 2: Eager SMT Attack

- Calculating Hold Time and Setup Time



$$t_{cs-lr} + t_{clk-q} + t_p + t_{setup} + U \leq t_{cs-cr} + T_{clk}$$


$$t_{cs-lr} + t_{clk-q} + t_{cd} \geq t_{hold} + t_{cs-cr} + U$$

$$t_p \leq T_{clk} + (t_{cs-cr} - t_{cs-lr}) - t_{clk-q} - t_{setup} - U = Upper$$

$$t_{cd} \geq t_{hold} + (t_{cs-cr} - t_{cs-lr}) - t_{clk-q} + U = Lower$$

Mode 2: Eager SMT Attack

- Calculating Hold Time and Setup Time



$$t_{cs-lr} + t_{clk-q} + t_p + t_{setup} + U \leq t_{cs-cr} + T_{clk} \checkmark$$

$$t_{cs-lr} + t_{clk-q} + t_{cd} \geq t_{hold} + t_{cs-cr} + U$$

$$t_p \leq T_{clk} + (t_{cs-cr} - t_{cs-lr}) - t_{clk-q} - t_{setup} - U = Upper$$

$$t_{cd} \geq t_{hold} + (t_{cs-cr} - t_{cs-lr}) - t_{clk-q} + U = Lower$$

Mode 2: Eager SMT Attack

Algorithm Eager SMT Attack on DLL

```
1: function SMT_EAGER_ATT(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $KPC \leftarrow \text{ReplaceKPG}(N_{obf});$ 
3:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
4:    $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
5:    $SCKVC = \text{TRUE};$ 
6:    $SATC = KDC \wedge SCKVC;$ 
7:    $LC = \text{TRUE};$ 
8:    $G(X, K) \leftarrow \text{Graph\_Translation}(N_{obf});$ 
9:    $T_{LC} \leftarrow \text{GenTLC}(G(X, K));$ 
10:   $SMT_{LC} \leftarrow SATC \wedge T_{LC};$ 
11:  while ((( $X_{DI}, K_1, K_2, CC$ )  $\leftarrow \text{SMT.Solve}(SMT_{LC})$ ) =  $\text{TRUE}$ ) do
12:     $Y_f \leftarrow C_{org}(X_{DI});$ 
13:     $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
14:     $SCKVC = SCKVC \wedge DIVC;$ 
15:     $LC = LC \wedge CC$ 
16:     $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
17:   $Key \leftarrow \text{SMT.Solve}(SMT_{LC});$ 
```

▷ Learned Clauses

▷ Theory Learned Clauses

▷ SMT Clauses

Pre-Processing step by using a graph theory solver for SMT attack (*Eager*)

```
1: function GENTLC(Graph  $G$ )
2:    $Inputs \leftarrow G.\text{find\_start\_points}();$ 
3:    $Outputs \leftarrow G.\text{find\_end\_points}();$ 
4:    $T_{LC} \leftarrow []$ 
5:   for each ( $Sp$  in  $Inputs$ ) do
6:     for each ( $Ep$  in  $Outputs$ ) do
7:        $\text{Upper}(Sp, Ep)(K) \leftarrow \text{!(distance\_leq}(Sp, Ep, t_{cd}));$ 
8:        $\text{Lower}(Sp, Ep)(K) \leftarrow \text{distance\_leq}(Sp, Ep, t_p);$ 
9:        $T_{LC} \leftarrow \text{SMT.solve}(\text{Upper}(Sp, Ep)(K) \wedge \text{Lower}(Sp, Ep)(K) \wedge T_{LC});$ 
10:  return  $T_{LC}$ 
```

Mode 2: Eager SMT Attack

Algorithm Eager SMT Attack on DLL

```
1: function SMT_EAGER_ATT(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $KPC \leftarrow \text{ReplaceKPG}(N_{obf});$ 
3:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
4:    $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
5:    $SCKVC = \text{TRUE};$ 
6:    $SATC = KDC \wedge SCKVC;$ 
7:    $LC = \text{TRUE};$ 
8:    $G(X, K) \leftarrow \text{Graph\_Translation}(N_{obf});$ 
9:    $T_{LC} \leftarrow \text{GenTLC}(G(X, K));$ 
10:   $SMT_{LC} \leftarrow SATC \wedge T_{LC};$ 
11:  while ( $((X_{DI}, K_1, K_2, CC) \leftarrow \text{SMT.Solve}(SMT_{LC})) = \text{TRUE})$  do
12:     $Y_f \leftarrow C_{org}(X_{DI});$ 
13:     $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
14:     $SCKVC = SCKVC \wedge DIVC;$ 
15:     $LC = LC \wedge CC$ 
16:     $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
17:   $Key \leftarrow \text{SMT.Solve}(SMT_{LC});$ 
```

▷ Learned Clauses

▷ Theory Learned Clauses

▷ SMT Clauses

Pre-Processing step by using a graph theory solver for SMT attack (*Eager*)

```
1: function GENTLC(Graph  $G$ )
2:    $Inputs \leftarrow G.\text{find\_start\_points}();$ 
3:    $Outputs \leftarrow G.\text{find\_end\_points}();$ 
4:    $T_{LC} \leftarrow []$ 
5:   for each ( $Sp$  in  $Inputs$ ) do
6:     for each ( $Ep$  in  $Outputs$ ) do
7:        $\text{Upper}(Sp, Ep)(K) \leftarrow \text{!(distance\_leq}(Sp, Ep, t_{cd}));$ 
8:        $\text{Lower}(Sp, Ep)(K) \leftarrow \text{distance\_leq}(Sp, Ep, t_p);$ 
9:        $T_{LC} \leftarrow \text{SMT.solve}(\text{Upper}(Sp, Ep)(K) \wedge \text{Lower}(Sp, Ep)(K) \wedge T_{LC});$ 
10:  return  $T_{LC}$ 
```

Limitation of Eager SMT Attack


- **For some problems the Eager approach does not work!**
 - **Why?** Eager relies on **reduction** of a problem to a SAT problem

- **SRCLock**
 - # of cycles is exponential w.r.t. the # of inserted feedbacks
 - The run time of pre-processing is exponential
 - w.r.t. the # of inserted feedbacks
 - Preventing us to ever reach the SAT attack

- **Mode 1: SMT reduced to SAT Attack**
 - To show SMT is a superset of SAT
- **Mode 2: Eager SMT Attack**
 - To show the Strength of SMT
 - Theory solver(s) and SAT solver are Serialized!
- **Mode 3: **Lazy** SMT Attack**
 - To show the Strength of SMT
 - Theory solver(s) and SAT solver are Parallelized!
- **Mode 4: Accelerated Lazy SMT Attack (AccSMT)**
 - To show more efficiency
 - Uses BitVector Theory Solver

Mode 3: Lazy SMT Attack

- **Lazy** approach of SMT attack
 - Moves from **pre-processing** to **co-processing**



Mode 3: Lazy SMT Attack

Algorithm Overall SMT Attack (*Lazy* Approach)

```
1: function SMT_LAZY_ATT(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $KPC \leftarrow \text{ReplaceKPG}(N_{obf});$ 
3:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
4:    $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
5:    $SCKVC = \text{TRUE};$ 
6:    $SATC = KDC \wedge SCKVC;$ 
7:    $LC = \text{TRUE};$  ▷ Learned Clauses
8:    $G(X, K) \leftarrow \text{Graph\_Translation}(N_{obf});$ 
9:    $T_{CE}(K) \leftarrow \text{GenTCE}(G(X, K));$  ▷ Theory Constraint Expressions (Not Solved)
10:   $T_{CE}(K1, K2) \leftarrow T_{CE}(K1) \cup T_{CE}(K2);$ 
11:  while ((( $X_{DI}, K_1, K_2, CC$ )  $\leftarrow \text{SMT.Solve}(SATC, T_{CE}(K1, K2))$ ) =  $\text{TRUE}$ ) do
12:     $Y_f \leftarrow C_{org}(X_{DI});$ 
13:     $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
14:     $SCKVC = SCKVC \wedge DIVC;$ 
15:     $LC = LC \wedge CC$ 
16:     $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
17:     $Key \leftarrow \text{SMT.Solve}(SMT_{LC}, T_{CE}(K));$ 
```

Initialization of constraints for SMT attack (*Lazy* Approach)

```
1: function GENTCE(Graph  $G$ )
2:    $Inputs \leftarrow G.\text{find\_start\_points}();$ 
3:    $Outputs \leftarrow G.\text{find\_end\_points}();$ 
4:    $T_{CE}(K) \leftarrow []$ 
5:   for each ( $Sp$  in  $Inputs$ ) do
6:     for each ( $Ep$  in  $Outputs$ ) do
7:        $\text{Upper}(Sp, Ep)(K) \leftarrow \text{!(distance\_leq}(Sp, Ep, t_{cd}));$ 
8:        $\text{Lower}(Sp, Ep)(K) \leftarrow \text{distance\_leq}(Sp, Ep, t_p);$ 
9:        $\text{Range}(Sp, Ep)(K) \leftarrow \text{Lower}(Sp, Ep)(K) \wedge \text{Upper}(Sp, Ep)(K);$ 
10:       $T_{CE}(K) \leftarrow T_{CE}(K) \cup \text{Range}(Sp, Ep)(K);$ 
11:  return  $T_{CE}(K)$ 
```

The big difference between Eager and Lazy approach: After model generation for Theory solver the SMT solve function is not called.
The theory model is defined but is not solved.

Mode 3: Lazy SMT Attack

Algorithm Overall SMT Attack (*Lazy Approach*)

```
1: function SMT_LAZY_ATT(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $KPC \leftarrow \text{ReplaceKPG}(N_{obf});$ 
3:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
4:    $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
5:    $SCKVC = \text{TRUE};$ 
6:    $SATC = KDC \wedge SCKVC;$ 
7:    $LC = \text{TRUE};$  ▷ Learned Clauses
8:    $G(X, K) \leftarrow \text{Graph\_Translation}(N_{obf});$ 
9:    $T_{CE}(K) \leftarrow \text{GenTCE}(G(X, K));$  ▷ Theory Constraint Expressions (Not Solved)
10:   $T_{CE}(K1, K2) \leftarrow T_{CE}(K1) \cup T_{CE}(K2);$ 
11:  while ((( $X_{DI}, K_1, K_2, CC$ )  $\leftarrow \text{SMT.Solve}(SATC, T_{CE}(K1, K2))$ ) =  $\text{TRUE}$ ) do
12:     $Y_f \leftarrow C_{org}(X_{DI});$ 
13:     $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
14:     $SCKVC = SCKVC \wedge DIVC;$ 
15:     $LC = LC \wedge CC$ 
16:     $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
17:     $Key \leftarrow \text{SMT.Solve}(SMT_{LC}, T_{CE}(K));$ 
```

Initialization of constraints for SMT attack (*Lazy Approach*)

```
1: function GENTCE(Graph  $G$ )
2:    $Inputs \leftarrow G.\text{find\_start\_points}();$ 
3:    $Outputs \leftarrow G.\text{find\_end\_points}();$ 
4:    $T_{CE}(K) \leftarrow []$ 
5:   for each ( $Sp$  in  $Inputs$ ) do
6:     for each ( $Ep$  in  $Outputs$ ) do
7:        $\text{Upper}(Sp, Ep)(K) \leftarrow !(\text{distance\_leq}(Sp, Ep, t_{cd}));$ 
8:        $\text{Lower}(Sp, Ep)(K) \leftarrow \text{distance\_leq}(Sp, Ep, t_p);$ 
9:        $\text{Range}(Sp, Ep)(K) \leftarrow \text{Lower}(Sp, Ep)(K) \wedge \text{Upper}(Sp, Ep)(K);$ 
10:       $T_{CE}(K) \leftarrow T_{CE}(K) \cup \text{Range}(Sp, Ep)(K);$ 
11:   return  $T_{CE}(K)$ 
```

The SMT solve function is then called to find the assignment for keys which can **satisfy both SAT solver and Theory solver(s)**.

Mode 3: Lazy SMT Attack

Algorithm Overall SMT Attack (*Lazy* Approach)

```
1: function SMT_LAZY_ATT(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $KPC \leftarrow \text{ReplaceKPG}(N_{obf});$ 
3:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
4:    $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
5:    $SCKVC = \text{TRUE};$ 
6:    $SATC = KDC \wedge SCKVC;$ 
7:    $LC = \text{TRUE};$  ▷ Learned Clauses
8:    $G(X, K) \leftarrow \text{Graph\_Translation}(N_{obf});$ 
9:    $T_{CE}(K) \leftarrow \text{GenTCE}(G(X, K));$  ▷ Theory Constraint Expressions (Not Solved)
10:   $T_{CE}(K1, K2) \leftarrow T_{CE}(K1) \cup T_{CE}(K2);$ 
11:  while ((( $X_{DI}, K_1, K_2, CC$ )  $\leftarrow \text{SMT.Solve}(SATC, T_{CE}(K1, K2))$ ) =  $\text{TRUE}$ ) do
12:     $Y_f \leftarrow C_{org}(X_{DI});$ 
13:     $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
14:     $SCKVC = SCKVC \wedge DIVC;$ 
15:     $LC = LC \wedge CC$ 
16:     $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
17:     $Key \leftarrow \text{SMT.Solve}(SMT_{LC}, T_{CE}(K));$ 
```

Initialization of constraints for SMT attack (*Lazy* Approach)

```
1: function GENTCE(Graph  $G$ )
2:    $Inputs \leftarrow G.\text{find\_start\_points}();$ 
3:    $Outputs \leftarrow G.\text{find\_end\_points}();$ 
4:    $T_{CE}(K) \leftarrow []$ 
5:   for each ( $Sp$  in  $Inputs$ ) do
6:     for each ( $Ep$  in  $Outputs$ ) do
7:        $\text{Upper}(Sp, Ep)(K) \leftarrow \text{!(distance\_leq}(Sp, Ep, t_{cd}));$ 
8:        $\text{Lower}(Sp, Ep)(K) \leftarrow \text{distance\_leq}(Sp, Ep, t_p);$ 
9:        $\text{Range}(Sp, Ep)(K) \leftarrow \text{Lower}(Sp, Ep)(K) \wedge \text{Upper}(Sp, Ep)(K);$ 
10:       $T_{CE}(K) \leftarrow T_{CE}(K) \cup \text{Range}(Sp, Ep)(K);$ 
11:   return  $T_{CE}(K)$ 
```


The decision tree and **search Space** for the SMT solver is **Significantly Reduced**.

- **Mode 1: SMT reduced to SAT Attack**
 - To show SMT is a superset of SAT
- **Mode 2: Eager SMT Attack**
 - To show the Strength of SMT
 - Theory solver(s) and SAT solver are Serialized!
- **Mode 3: Lazy SMT Attack**
 - To show the Strength of SMT
 - Theory solver(s) and SAT solver are Parallelized!
- **Mode 4: Accelerated Lazy SMT Attack (AccSMT)**
 - To show more efficiency
 - Uses BitVector Theory Solver

Mode 4: Accelerated SMT Attack

- DIPs are Important
 - Number of DIPs = Number of Iterations
- Categorizing DIPs based on their Pruning Power
 - Stronger DIP rule outs more incorrect keys
 - Based on the number of inconsistencies that could sensitize to the primary outputs

■ Set of *potential* Correct Keys (SCK)
■ Set of Invalid Keys (SIK)




Mode 4: Accelerated SMT Attack

- Depending of the pruning power of DIPs
 - The size of the **complete set of DIPs** could be different
- **Minimal complete set of DIPs**
 - **The smallest set of DIPs that could de-obfuscate the circuit**
 - **Minimum Number of Iterations**
 - The Fastest Solution for De-obfuscation

■ Set of *potential* Correct Keys (SCK)

■ Set of Invalid Keys (SIK)




Mode 4: Accelerated SMT Attack

- **Lazy** approach
 - **Reduce** the size of complete set of DIPs
 - Results in **smaller** number of **iterations**
- In SAT attack only a **single difference** in the output results in generation of a DIP

Output for K_1	1	1	1	1	1	1	1	1
	↓	↓	↓	↓	↓	↓	↓	↓
Output for K_2	1	1	1	1	0	1	1	1
	<hr/>							
	0	0	0	0	1	0	0	0

Mode 4: Accelerated SMT Attack

- **Stronger requirement** for the generation of DIPs
- DIPs with the **largest Hamming Distance** in their propagated value to the primary output
- Such a DIP has a much **higher pruning capability**



Mode 4: Accelerated SMT Attack

- Assessing DIPs based on **HD of the primary output**
- Using a **BitVector** theory solver
 - Allows us to perform integer-oriented arithmetic operations
 - Addition
 - Subtraction
 - Multiplication
- The HD of output Y_1 and Y_2 is obtained using

$$HD(C(X_{DI}, K_1), C(X_{DI}, K_2)) = HD(Y_1, Y_2) = \sum_{i=1}^N Y_1(i) \oplus Y_2(i)$$

Sweeping from Maximum
to Minimum (Variable)

Maximum Possible
(Constant)

$$Th_{Lower} \leq HD(Y_1, Y_2) \leq Th_{Upper} = Size(Output)$$


Enabling Approximate Attack

- Applicable to **SAT-hard** Logic Locking

- e.g. **Point functions** such as SARLock and Anti-SAT

- **Point Function** obfuscation **properties**:

- **Small output corruption**
- Each DIP eliminates a single key value
- The number of iterations are **exponentially large**




- To **increase the corruption** SAT hard obfuscation is usually **combined** with a high corruption obfuscation

Y_0	IN	k=0	k=1	k=2	k=3	k=4	k=5	k=6	k=7
✓	0	✓	✓	✓	✓	✗	✓	✓	✓
✓	1	✗	✓	✓	✓	✓	✓	✓	✓
✓	2	✓	✓	✗	✓	✓	✓	✓	✓
✓	3	✓	✓	✓	✓	✓	✗	✓	✓
✓	4	✓	✓	✓	✓	✓	✓	✓	✓
✓	5	✓	✓	✓	✓	✓	✓	✗	✓
✓	6	✓	✓	✓	✓	✓	✓	✓	✗
✓	7	✓	✓	✓	✗	✓	✓	✓	✓

Enabling Approximate Attack

- Adding a **termination strategy** in Accelerated SMT
- Using **BitVector** (based on Hamming Distance)
 - Find keys related to **high corruption obfuscation**
 - Hamming Distance > 1
 - Stop when we keep finding many keys with HD=1
 - This is the sat-hard trap zone
 - Return the Key as Approximate (with known HD)



Y_O	IN	k=0	k=1	k=2	k=3	k=4	k=5	k=6	k=7
✓	0	✓	✓	✓	✓	X	✓	✓	✓
✓	1	X	✓	✓	✓	✓	✓	✓	✓
✓	2	✓	✓	X	✓	✓	✓	✓	✓
✓	3	✓	✓	✓	✓	✓	X	✓	✓
✓	4	✓	✓	✓	✓	✓	✓	✓	✓
✓	5	✓	✓	✓	✓	✓	✓	X	✓
✓	6	✓	✓	✓	✓	✓	✓	✓	X
✓	7	✓	✓	✓	X	✓	✓	✓	✓

Mode 4: AccSMT

Algorithm Accelerated SMT Attack

```
1: function AccSMT_ATTACK(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $HD_{High}$  = Number of output bits;                                ▷ Upper hamming distance limit;
3:    $HD_{Low}$  =  $HD_{High} - 1$ ;                                          ▷ Lower hamming distance limit;
4:    $TO$  = 50s;                                                         ▷ Timeout constraint;
5:    $R$  = 20;                                                            ▷ Repetition limit;
6:    $R_{HD}$  = 1;                                                         ▷ Repetition condition;
7:    $R_{count}$  = 0;                                                      ▷ Repetition count variable;
8:    $KPC$  ← Replace_KPG( $N_{obf}$ );
9:    $C(X, K, Y)$  ← Circuit_Translation_to_CNF( $KPC$ );
10:   $KDC$  =  $C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2)$ ;
11:   $SCKVC$  = TRUE;
12:   $SATC$  =  $KDC \wedge SCKVC$ ;
13:   $LC$  = TRUE;                                                         ▷ Learned Clauses
14:   $BV(X, K)$  ← Circuit_Output_to_BitVector( $N_{obf}$ );
15:   $BVS(X, K_1, K_2) = \text{SUM\_of\_1s}(BV(X, K_1) \oplus BV(X, K_2))$ 
16:   $T_{CE}$  ←  $BVS(X, K_1, K_2) \geq HD_{Low}$ ;                                ▷ Theory constraint expression;
17:   $T_{CE}$  ←  $T_{CE} \cup (BVS(X, K_1, K_2) \leq HD_{High})$ ;
18:  while  $HD_{Low} \geq 1$  do
19:    while  $((X_{DI}, K_1, K_2, CC) \leftarrow SMT.Solve(SMT_{LC}, T_{CE}, TO)) = T$  do
20:       $Y_f$  ←  $C_{org}(X_{DI})$ ;
21:       $DIVC$  =  $C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f)$ ;
22:       $SCKVC$  =  $SCKVC \wedge DIVC$ ;
23:       $LC$  =  $LC \wedge CC$ 
24:       $SMT_{LC}$  =  $KDC \wedge SCKVC \wedge LC$ ;
25:      if ( $HD_{Low} \leq HD_R$ ) then
26:        if ( $R_{count} == R$ ) then
27:          Break;
28:         $R_{count} ++$ ;
29:       $HD_{Low} --$ ;
30:   $Key$  ←  $SMT.Solve(SMT_{LC})$ ;
```

Calculate HD using BitVector

▷ Learned Clauses

▷ Theory constraint expression;

Mode 4: AccSMT

Algorithm Accelerated SMT Attack

```
1: function AccSMT_ATTACK(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $HD_{High} = \text{Number of output bits};$  ▷ Upper hamming distance limit;
3:    $HD_{Low} = HD_{High} - 1;$  ▷ Lower hamming distance limit;
4:    $TO = 50s;$  ▷ Timeout constraint;
5:    $R = 20;$  ▷ Repetition limit;
6:    $R_{HD} = 1;$  ▷ Repetition condition;
7:    $R_{count} = 0;$  ▷ Repetition count variable;
8:    $KPC \leftarrow \text{Replace\_KPG}(N_{obf});$ 
9:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC);$ 
10:   $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2);$ 
11:   $SCKVC = TRUE;$ 
12:   $SATC = KDC \wedge SCKVC;$ 
13:   $LC = TRUE;$  ▷ Learned Clauses
14:   $BV(X, K) \leftarrow \text{Circuit\_Output\_to\_BitVector}(N_{obf});$ 
15:   $BVS(X, K_1, K_2) = \text{SUM\_of\_1s}(BV(X, K_1) \oplus BV(X, K_2))$ 
16:   $T_{CE} \leftarrow BVS(X, K_1, K_2) \geq HD_{Low};$  ▷ Theory constraint expression;
17:   $T_{CE} \leftarrow T_{CE} \cup (BVS(X, K_1, K_2) \leq HD_{High});$ 
18:  while  $HD_{Low} \geq 1$  do
19:    while  $((X_{DI}, K_1, K_2, CC) \leftarrow SMT.Solve(SMT_{LC}, T_{CE}, TO)) = T$  do
20:       $Y_f \leftarrow C_{org}(X_{DI});$ 
21:       $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f);$ 
22:       $SCKVC = SCKVC \wedge DIVC;$ 
23:       $LC = LC \wedge CC$ 
24:       $SMT_{LC} = KDC \wedge SCKVC \wedge LC;$ 
25:      if  $(HD_{Low} \leq HD_R)$  then
26:        if  $(R_{count} == R)$  then
27:          Break;
28:           $R_{count} ++;$ 
29:           $HD_{Low} --;$  ▷ Minimum HD → Sweeping (Iteratively Decreasing)
30:           $Key \leftarrow SMT.Solve(SMT_{LC});$ 
```

Experimental Results

- Evaluation of SMT reduced to SAT Attack
 - **Purpose:** to show SMT is **superset** of SAT
 - We experimented using **two obfuscation** methods
 - random XOR/XNOR insertion (**RLL**)
 - obfuscation using nets with unbalanced probabilities **IOLTS'14**
 - We used **ISCAS-85 benchmarks** with obfuscation overhead ranging from 1% to 25%.



Circuit	c432	c499	c880	c1355	c1908	c2670	c3540	c5315	c7552
# of Inputs	36	41	60	41	33	233	50	178	207
# of Outputs	7	32	26	32	25	140	22	123	108
# of Gates	120	162	320	506	603	872	1179	1726	2636

Evaluation of SMT Reduced to SAT

■ Random XOR/XNOR insertion (RLL)

Circuit	c2670		c3540		c5315		c7552									
	SAT	SMT	SAT	SMT	SAT	SMT	SAT	SMT								
	#iter	time	#iter	time	#iter	time	#iter	time								
1%	3	0.102	5	0.474	10	0.513	8	1.31	9	0.405	10	0.441	11	0.577	19	0.806
5%	45	1.514	57	3.589	19	1.502	25	1.249	32	1.354	24	2.433	67	5.271	42	4.261
10%	312	14.08	342	15.752	36	1.782	36	2.973	59	3.798	57	4.881	97	15.82	94	15.67
25%	781	114.5	692	108.6	77	9.796	65	8.462	95	19.63	107	22.48	215	225.6	228	270.8

■ Obfuscation using nets with unbalanced probabilities IOLTS'14




Evaluation of Eager SMT Attack

- **DLL as the case study**

- cannot be modeled in a SAT attack.
- DLL + MUX/XOR-based logic locking

- **Serial** invocation of theory and SAT solver.




Circuit	c1908	c2670	c3540	c5315	c7552
1%	0.077 + 1.663	0.068 + 170.0	0.053 + 4.054	1.291 + 114.6	0.580 + 138.6
2%	0.016 + 1.919	0.221 + 175.6	0.200 + 5.001	1.535 + 144.6	1.808 + 185.5
3%	0.054 + 2.161	0.337 + 212.7	1.359 + 6.328	3.057 + 160.4	2.247 + 245.9
5%	0.075 + 2.810	0.495 + 248.4	1.553 + 8.325	3.891 + 256.9	7.812 + 353.3
10%	0.499 + 3.812	38.78 + 407.1	1.524 + 14.35	16.19 + 550.3	33.92 + 782.7
25%	8.951 + 21.71	112.4 + 972.5	9.459 + 92.42	60.30 + 1567	2920 + 5244

SMT execution time = $x + y$, x : The execution time of the SAT engine of the SMT Solver,
 y : The execution time of the theory engine of the SMT Solver

Evaluation of Lazy SMT Attack


- **DLL as the case study**
 - cannot be modeled in a SAT attack.
 - DLL + MUX/XOR-based logic locking
- **Parallel** invocation of theory and SAT solver




Circuit	c432	c499	c880	c1355	c1908	c2670	c3540	c5315	c7552
1%	0.033	0.177	0.263	0.567	0.466	20.44	0.983	11.53	13.07
2%	0.049	0.262	0.325	0.676	0.596	21.86	3.443	11.76	17.83
3%	0.065	0.329	0.350	0.877	0.723	23.39	2.436	15.27	19.04
5%	0.049	0.340	0.517	1.085	1.456	28.87	2.587	38.87	45.96
10%	0.204	0.503	1.195	5.622	3.334	83.06	6.712	94.80	319.6
25%	0.599	1.481	2.036	297.2	95.67	2706	126.3	552.8	8045

Evaluation of AccSMT

- Ability to find **stronger DIPs**
 - **Pruning power** of DIPs is higher!
 - Higher rate in decreasing the number of remaining keys




- Set of *potential* Correct Keys (SCK)
- Set of Invalid Keys (SIK)



Enabling Approximate Attack

- SARLock + IOLTS'14
 - Finds the **correct keys** for **high-corruption**
 - **detects** the SAT-hard **trap**
 - **exits**, and reports the **approximate key**



Circuit	c1908		c2670		c3540		c5315		c7552	
	#iter	time	#iter	time	#iter	time	#iter	time	#iter	time
1%	7	0.512	16	3.075	8	1.304	3	0.384	7	2.905
5%	18	0.701	25	11.91	15	1.681	11	1.707	33	17.56
10%	31	4.085	51	26.47	21	3.779	35	7.402	61	44.07
25%	71	8.605	105	76.8	66	22.91	56	16.64	88	58.32

- **introduced** the powerful **SMT attacks**
 - Benefits from the expressive nature of **theory solvers**
- Proved that SMT attack is **a superset of the SAT** attack
- Explained the **Eager** and **Lazy** mode of SMT attack
- Using both Eager and Lazy approach
 - We **broke the DLL** obfuscation That cannot be broken by a SAT attack
 - Why? SMT attack's capabilities go beyond a SAT attack
- Presented the **accelerated SMT** attack (AccSMT)
 - significant **speed-up** compare to pure SAT attack
- Presented a formulation for SMT **approximate attack**
 - To find an approximate key for compound obfuscation schemes


Selected References

- [1] J. Roy *et al.* 2010. Ending piracy of integrated circuits. *Computer*, 43, 10 (2010), 30–38.
- [2] P. Tuyls *et al.* 2006. Read-proof hardware from protective coatings. In *CHES*. 369–383.
- [3] J. Rajendran *et al.* 2012. Security analysis of logic obfuscation. In *DAC*. 83–89.
- [4] K. Shamsi *et al.* 2017. AppSAT: Approximately deobfuscating integrated circuits. In *HOST*. 95–100.
- [5] M. Yasin *et al.* 2017. Removal attacks on logic locking and camouflaging techniques. *IEEE Trans. on Emerging Topics in Computing*1 (2017).
- [6] P. Subramanyan *et al.* 2015. Evaluating the security of logic encryption algorithms. In *HOST*. 137–143.
- [7] Y. Shen and H. Zhou. 2017. Double dip: Re-evaluating security of logic encryption algorithms. In *GLSVLSI*. 179–184.
- [8] D. Sirone and P. Subramanyan. 2018. Functional Analysis Attacks on Logic Locking. arXiv preprint arXiv:1811.12088 (2018).
- [9] M. Yasin *et al.* 2016. SARLock: SAT Attack Resistant Logic Locking. In *HOST*. 236–241.
- [10] Y. Xie and A. Srivastava. 2016. Mitigating sat attack on logic locking. In *CHES*. 127–146.
- [11] M. Yasin *et al.* 2017. Provably-secure logic locking: From theory to practice. In *ACM-CCS*. 1601–1618.
- [12] H. M. Kamali *et al.* 2019. Full-Lock: Hard Distributions of SAT Instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks. In *DAC*. 6.
- [13] S. Roshanisefat *et al.* 2018. SRClock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware. In *GLSVLSI*. 153–158.
- [14] Y. Xie *et al.* 2017. Delay locking: Security enhancement of logic locking against ic counterfeiting and overproduction. In *DAC*. 9.
- [15] M. Yasin *et al.* 2017. Security analysis of anti-sat. In *ASP-DAC*. 342–347.
- [16] H. Zhou *et al.* 2017. CycSAT: SAT-based attack on cyclic logic encryptions. In *ICCAD*. 49–56.
- [17] Y. Shen *et al.* 2019. BeSAT: behavioral SAT-based attack on cyclic logic encryption. In *ASP-DAC*. ACM, 657–662.
- [18] C. Barrett *et al.* 2015. Satisfiability modulo theories. In *Handbook of Model Checking*. 305–343.
- [19] S. Bayless *et al.* 2015. Sat Modulo Monotonic Theories. In *AAAI*. 2015. 3702–3709.



SAT Attack

■ SAT Attack




Replace all obfuscated cells
with key programmable gates

+

Adding Key Inputs

■ Set of Correct Keys (SCK)
■ Set of Invalid Keys (SIK)




Breaks within few minutes (few iterations)!

Algorithm SAT-based Attack Algorithm

- 1: **function** SAT_ATTACK(Circuit C_L , Circuit C_O)
- 2: $i \leftarrow 0$; $F_0 \leftarrow C_L(X, K_1, Y_1) \wedge C_L(X, K_2, Y_2)$;
- 3: **while** SAT($F_i \wedge (Y_1 \neq Y_2)$) **do**
- 4: $X_d[i] \leftarrow \text{sat_assignment}(F_i \wedge (Y_1 \neq Y_2))$; $Y_d[i] \leftarrow C_O(X_d[i])$;
- 5: $F_{i+1} \leftarrow F_i \wedge C_L(X_d[i], K_1, Y_d[i]) \wedge C_L(X_d[i], K_2, Y_d[i])$; $i \leftarrow i+1$;
- 6: $K^* \leftarrow \text{sat_assignment}_{K_1}(F_i)$;

SAT Attack

SAT Attack




Duplicating KPC

- Primary Inputs are in Common
- Keys are Different
- XORed

Algorithm SAT-based Attack Algorithm

```


1: function SAT_ATTACK(Circuit  $C_L$ , Circuit  $C_O$ )
2:    $i \leftarrow 0$ ;  $F_0 \leftarrow C_L(X, K_1, Y_1) \wedge C_L(X, K_2, Y_2)$ ;
3:   while SAT( $F_i \wedge (Y_1 \neq Y_2)$ ) do
4:      $X_d[i] \leftarrow \text{sat\_assignment}(F_i \wedge (Y_1 \neq Y_2))$ ;  $Y_d[i] \leftarrow C_O(X_d[i])$ ;
5:      $F_{i+1} \leftarrow F_i \wedge C_L(X_d[i], K_1, Y_d[i]) \wedge C_L(X_d[i], K_2, Y_d[i])$ ;  $i \leftarrow i+1$ ;
6:    $K^* \leftarrow \text{sat\_assignment}_{K_1}(F_i)$ ;
  
```



Breaks within few minutes (few iterations)!

SAT Attack

SAT Attack



Duplicating KPC

- Primary Inputs are in Common
- Keys are Different
- XORed


Algorithm SAT-based Attack Algorithm

```

1: function SAT_ATTACK(Circuit CL, Circuit CO)
2:   i ← 0; F0 ← CL(X, K1, Y1) ^ CL(X, K2, Y2);
3:   while SAT(Fi ^ (Y1 ≠ Y2)) do
4:     Xd[i] ← sat_assignment(Fi ^ (Y1 ≠ Y2)); Yd[i] ← CO(Xd[i]);
5:     Fi+1 ← Fi ^ CL(Xd[i], K1, Yd[i]) ^ CL(Xd[i], K2, Yd[i]); i ← i+1;
6:   K* ← sat_assignmentK1(Fi);
  
```


Finding Discriminating Input Pattern (DIP)

Observing C_O for new DIP




Breaks within few minutes (few iterations)!

SAT Attack



Validating the found DIP

- DI validation Circuit confirms that two new keys produce the same correct output for a previously found DI




Breaks within few minutes (few iterations)!

Algorithm SAT-based Attack Algorithm


```

1: function SAT_ATTACK(Circuit CL, Circuit CO)
2:   i ← 0; F0 ← CL(X, K1, Y1) ∧ CL(X, K2, Y2);
3:   while SAT(Fi ∧ (Y1 ≠ Y2)) do
4:     Xd[i] ← sat_assignment(Fi ∧ (Y1 ≠ Y2)); Yd[i] ← CO(Xd[i]);
5:     Fi+1 ← Fi ∧ CL(Xd[i], K1, Yd[i]) ∧ CL(Xd[i], K2, Yd[i]); i ← i+1;
6:   K* ← sat_assignmentK1(Fi);
    
```

SAT Attack



Iteratively, Finding and Validating new DIP
 - ANDED to confirms all of the previously found DIPs




Breaks within few minutes (few iterations)!

Algorithm SAT-based Attack Algorithm

- 1: **function** SAT_ATTACK(Circuit C_L , Circuit C_O)
- 2: $i \leftarrow 0$; $F_0 \leftarrow C_L(X, K_1, Y_1) \wedge C_L(X, K_2, Y_2)$;
- 3: **while** SAT($F_i \wedge (Y_1 \neq Y_2)$) **do**
- 4: $X_d[i] \leftarrow \text{sat_assignment}(F_i \wedge (Y_1 \neq Y_2))$; $Y_d[i] \leftarrow C_O(X_d[i])$;
- 5: $F_{i+1} \leftarrow F_i \wedge C_L(X_d[i], K_1, Y_d[i]) \wedge C_L(X_d[i], K_2, Y_d[i])$; $i \leftarrow i+1$;
- 6: $K^* \leftarrow \text{sat_assignment}_{K_1}(F_i)$;

SAT Attack

■ SAT Attack




Terminate Condition:

- SAT is not able to find a new DIP
- Finding Correct Key based on all previously found DIPs.

Algorithm SAT-based Attack Algorithm

```


1: function SAT_ATTACK(Circuit CL, Circuit CO)
2:   i ← 0; F0 ← CL(X, K1, Y1) ∧ CL(X, K2, Y2);
3:   while SAT(Fi ∧ (Y1 ≠ Y2)) do
4:     Xd[i] ← sat_assignment(Fi ∧ (Y1 ≠ Y2)); Yd[i] ← CO(Xd[i]);
5:     Fi+1 ← Fi ∧ CL(Xd[i], K1, Yd[i]) ∧ CL(Xd[i], K2, Yd[i]); i ← i+1;
6:   K* ← sat_assignmentK1(Fi);
  
```



Breaks within few minutes (few iterations)!

Mode 2: Eager SMT Attack

- By having K TDK cells
 - $2K$ in total
 - SAT solver returns one logically correct key sequence among (2^k) different set
 - Only **one of such key** does not result in setup and hold time violations
- The correct attack should **consider the delay and timing properties** of the netlist
 - In addition to its logical correctness!



- The execution of SAT and SMT attack

$$\sum_{i=1}^N t(i)$$



$t(i)$ is the execution time of the i^{th} iteration of an SMT attack

- By just reducing the number of SAT iterations (N)
 - We cannot guarantee a shorter execution time
 - We limit the time allowance for finding a DIP in each iteration
- *TO* prevents the SMT solver from spending a long time for finding a DIP with large HD

- *TO* prevents the SMT solver from spending a long time for finding a DIP with large HD

- By adapting TO feature during SMT attack, the HD requirement is reduced
 - The SMT solver returns UNSAT
 - There is no such input
 - We encounter TO interrupt
 - The HD constraints posed on BitVector theory solver is reduced by one
 - The SMT solver is called

- Time interrupt is supported by MonoSAT used in this paper
- Our experiments illustrate that this usually results in considerably smaller execution time.

Mode 4: AccSMT

Algorithm Accelerated SMT Attack

```
1: function AccSMT_ATTACK(Obfuscated_Netlist  $N_{obf}$ , Functional_Circuit  $C_{org}$ )
2:    $HD_{High}$  = Number of output bits;
3:    $HD_{Low}$  =  $HD_{High} - 1$ ;
4:    $TO = 50s$ ;
5:    $R = 20$ ;
6:    $R_{HD} = 1$ ;
7:    $R_{count} = 0$ ;
8:    $KPC \leftarrow \text{Replace\_KPG}(N_{obf})$ ;
9:    $C(X, K, Y) \leftarrow \text{Circuit\_Translation\_to\_CNF}(KPC)$ ;
10:   $KDC = C(X, K_1, Y_1) \wedge C(X, K_2, Y_2) \wedge (Y_1 \neq Y_2)$ ;
11:   $SCKVC = TRUE$ ;
12:   $SATC = KDC \wedge SCKVC$ ;
13:   $LC = TRUE$ ;
14:   $BV(X, K) \leftarrow \text{Circuit\_Output\_to\_BitVector}(N_{obf})$ ;
15:   $BVS(X, K_1, K_2) = \text{SUM\_of\_1s}(BV(X, K_1) \oplus BV(X, K_2))$ ;
16:   $T_{CE} \leftarrow BVS(X, K_1, K_2) \geq HD_{Low}$ ;
17:   $T_{CE} \leftarrow T_{CE} \cup (BVS(X, K_1, K_2) \leq HD_{High})$ ;
18:  while  $HD_{Low} \geq 1$  do
19:    while  $((X_{DI}, K_1, K_2, CC) \leftarrow SMT.Solve(SMT_{LC}, T_{CE}, TO)) = T$  do
20:       $Y_f \leftarrow C_{org}(X_{DI})$ ;
21:       $DIVC = C(X_{DI}, K_1, Y_f) \wedge C(X_{DI}, K_2, Y_f)$ ;
22:       $SCKVC = SCKVC \wedge DIVC$ ;
23:       $LC = LC \wedge CC$ ;
24:       $SMT_{LC} = KDC \wedge SCKVC \wedge LC$ ;
25:      if  $(HD_{Low} < HD_R)$  then
26:        if  $(R_{count} == R)$  then
27:          Break;
28:           $R_{count} ++$ ;
29:       $HD_{Low} --$ ;
30:   $Key \leftarrow SMT.Solve(SMT_{LC})$ ;
```

▷ Upper hamming distance limit;
▷ Lower hamming distance limit;
▷ Timeout constraint;
▷ Repetition limit;
▷ Repetition condition;
▷ Repetition count variable;

▷ Learned Clauses

▷ Theory constraint expression;

Check Repetitive → avoid trapping (Approximate Key)

Evaluation of AccSMT


- Comparison of the execution time and the number of iterations between the SAT solver and the AccSMT solver
- AccSMT attack is carried in a smaller number of iterations and requires order(s) of magnitude smaller execution time

Circuit	c2670				c3540				c5315				c7552			
	SAT		AccSMT		SAT		AccSMT		SAT		AccSMT		SAT		AccSMT	
	#iter	time	#iter	time	#iter	time	#iter	time	#iter	time	#iter	time	#iter	time	#iter	time
1%	3	0.102	2	0.316	10	0.513	3	0.185	9	0.405	2	0.163	11	0.577	3	0.374
5%	45	1.514	11	3.589	19	1.502	6	0.761	32	1.354	6	0.408	67	5.271	17	2.607
10%	312	14.08	26	5.817	36	1.782	11	1.236	59	3.798	12	1.753	97	15.82	19	4.721
25%	781	114.5	107	24.05	77	9.796	16	1.606	95	19.63	27	7.916	215	225.6	24	23.52

- Eager vs. Lazy
 - majority of cases:
 - Lazy approach outperforms the Eager
 - some cases (e.g. for Benchmark C1908 with 50% overhead):
 - The Lazy approach is slower than Eager approach
 - Lazy approach doesn't always result in the stronger attack
 - There exist **a set** of problems that **Eager is not even applicable**
 - leaving the Lazy approach as the only solution forward

Calculating Setup time and Hold time

- Standard flow for extracting the register setup time
 - we are looking at 5% increase in $t_{\text{CLK-Q}}$ when we sweep the data-clock arrival time difference from a large negative to a large positive number.



Conjunctive Normal Form (CNF)

- A Conjunction of one or more Clauses
 - each Clause is a Disjunction of Literals

- Similar to Product of Sum (PoS)
 - $C = \text{not}(A) \rightarrow (\bar{A} \vee \bar{C}) \wedge (A \vee C)$